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With the proposed procurement of EA-6E aircraft,
the U.S. Marine Corps planned the development of
TEBPES (Tactical Electronic Reconnaissance Processing
and Evaluation Segment) to perform post-aission tape
analysis. The development phase was initiated oc a
first generation tactical computer, CE-6423. Ihe
thrust of this paper was to identify state-of-the-art
replacements for the CP-642B, while identifying areas
of concern within the development cycle. Alternative
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I. INTRODUCTION
Within the electronic warfare community the EA-6.S has
been ccmacnly referred to as an active jamming platfcri. It
has employed as a stand-off jamming platform, whereby it
provided ECH protection for a strike force from a position
cut of defensive weapons range, or as an integral part of
the strike force. Along with this main mission, it was
designed to record emmitter characteristics and location
plotting information. In the formulative stages of this
passive role, the AN/TSQ-90 Ground Data Readout Systeu was
tasked with providing digital and analog data analysis of
inflight recordings. Operational evaluation of the recorded
data provided by the EA-6A recording system has shewn that
the data is cf poor guality and limited quantity. In its
present configuration, the AN/TSQ-90 has been unable to
effectively produce meaningful and timely analysis cf the
data as provided to it. Other limitations cf the AN/TSQ-90
were the lack cf an interactive graphic capability which was
required for analyst interface and for mission planning
,
and the use cf a limited local database cf electronic
emitters
.
With the planned acquisition of the EA-6E it was deemed
necessary to expand the capabilities of the AN/TSQ-90. The
capabilities expansion program will be referred to as 1ERPSS
(Tactical Electronic Reconnaissance Processing and
Evaluaticn Segment) . TERPES will be a system that
encompasses all facets of analysis of intercepted electronic
emissions including required personnel, hardware, software,
and analysis techniques. The operational goals of TERPES
are: (1) pre/pest-mission briefing and analysis; (2) flight
10

crew/analvst training; and (3) the forwarding of data as
prescribed by the MAGIS (Marine Air Ground Intelligence
System) concept. To operate effectively TERPES must have
inputs frcm airborne collectors in the form of analog and
digital tapes. The digital tape will be returned to the
TEBFES analysis site, for further analysis of: (1) the
aircraft flight path; (2) electronic parameter data; and (3)
the directicc cf arrival of radiating emitters. The analog
tapes will augment the digital tapes by supplying additional
parameter data and the conversations of crewmen durinc the
various phases of electronic countermeasures and electronic
support aissicns.
As a stand-alone system TEfiPES must have the capatility
tc maintain, update and query the Electronic Order of Eattle
and the Electronic Parameter List as provided in database
form by the Naval Intelligence Processing System. It must
also have the ability to enable the construction of data
files cf past missions and jammer characteristics.
Incorporated into TERPES must be the ability tc have a
man-machine interactive dialogue that will assist in the
preparation cf intelligence reports and mission planning.
This interactive phase will allcw for timely and efficient
data analysis and reporting which does not currently exist
in the AN/TSC.-90 system.
With the establishment of a development tasx force, it
was ascertained that the present system hardware
configuration should be preserved as much as possible. The
overriding factor to limit system modernization was
development deadline da^es. By not attempting to update the
AN/TSQ-90 hardware the developers were able tc limit their
technical problems, both in the area of hardware interfacing
and software structuring. Another advantage of this approach
was to reduce the need for additional personnel training, as
the operational user community was capable cf handling the
11

operational and maintenance aspects of TEEPES. These
arguments were economically sound but the underlying fact of
system flexibility will suffer because of them. By chcosing
net to modernize, the developers have accepted a heavier
slower machine that is not flexible enough to handle the
software modifications required to fully implement the
operational goals of TERPES. The development team's goal
was to develop a baseline TEBFES on the present hardware
with the expressed idea of upgrading the processor and
certain associated hardware as the required units became
available [1]. The main thrust of this thesis was to
examine the alternatives to system expansion which are:
1) Maintain the present system with a planned
expansion of core memory to permit a higher
decree of iruJ ti programming,
2) Replace the CP-fcC£ with the AN/C1'K-2C when it
is available for installation and application
software development.
3) Replace the CP-808 with a militarized processor
comparable to the AN/DYK-20.






As a functional entity TERPES has two aspects cf
processing, analog and digital. For this study the aspects
of the digital processing hardware have been addressed. The
total TEBEES hardware configuration is housed in three Navy
Standard 20ft by 8ft by 8ft avionics vans enabling the
system to be transported by land or by air. The digital
shelter is air-conditioned by two units capable of "/2,00Q
BIG's. Power requirements are supplied through a 4C0 HZ
ccrverter which has a 60 HZ source of power.
1 • I.£2c essor
The central processor, the CP-808, was a lightweight
version cf the CP-642B digital computer which has been
employed in NTDS. The CP-808 consisted of two units, the
power supply cabinet and the logic unit. The logic cabinet
contained four I/O chassis, five memory chassis, a chassis
fcr control and bootstrap memory and three chassis for
control and arithmetic logic. The power supply provided the
do vcltages reguired by the computer through a single power
cable.
The CP-8C6 was classified as a large-scale,
general- purpose computer that utilized a stored program
architecture. The CP-808 had the capability cf communicating
13

with its peripheral equipment via twelve I/O channels.
Channel transfer speeds were either 166,667 30-bit
words/sec/channel or 41,667 30-bit words/sec/channel.
The repertoire of computer instructions permitted
mathematical operations, peripheral device control, and
ether data processing functions. Control routines and
programs were entered via a punched tape reader or magnetic
tape unit. Communication was performed in a parallel mode
30-fcits it length.
Ihe CF-808 performed its internal operations using
cne*s ccnplement binary notation in a parallel mode. The
word length was 30 bits with addressable half-words being 15
bits in length . [ 2 ]
a. functional Characteristics
M) Control Section
This section was designed to direct the
operations cf the other sections of the computer after
receiving the pertinent instruction from memory. The control
section was further responsible for decoding the instruction
in order to specify where the operand was ccming from and
the operations that must be performed en it. In conjunction
with this last point the control section established the
tiling sequences required to perform the correct operations.
(2) Arith metic Section
The arithmetic section incorporates the
timing circuits, registers, and modifiers required to
perform logical or arithmetic functions as they were
specified by the instruction word. The registers in this
14

section contain the data that was to be manipulated and they
were further used as a temporary storage location for the
result. The registers were 30 bits in length aDd the
capability tc form a 60 bit double length word existed
between two cf the registers.
(3) Input/Output Section
Initiation cf I/O commands was perforned by
either the computer or an associated I/O device. I/O
transmission was dene via four registers that act as
temporary storage locations for all data passed between the
computer and the peripheral device with each register
handling four channels. All communication between the
processor ard the devices was asynchronous and any specific
data trarsnission was done in 30-bit parallel mode. As
configured, concurrent bi-directional data transmission
between the CE-808 and its peripherals via twelve output and
twelve input channels was possible. With a buffer of data
prepared for transmission a set of control circuits governed
the transfer cf data, freeing ether sections of tne computer
for further processing.
(4) Memory, Sect ion
MAIN MEMORY -- Core memory consisted of
32,608 addressable locations that had a memory cycle time of
4 microseconds. Cere memory was primarily used for program
and data storage, I/O interrupt registers, and interrupt
storage registers.
CONTROL MEMORY — This segment contained
128 addressable locations that had a cycle time of 400
nancsecends. This section contained the index registers and
I/C buffer ccntrol registers.
15

EOOTSTRAP MEMO BY — The final memory
section dealt with 64 words of read only mercery with a cycle
time of 667 nanoseconds. This section was programmed during
the manufacturing cycle and cannot be changed. These
programs were initiated from any point in a program and upon
execution termination, control was returned to the
pre-selected tcotstrap program.
fc. Cajor Operational Characteristics
WORD IENGTE 30 BITS
ARITHMETIC Parallel, One's Complement
MEMCEY AVAILABLE
Core 32,768 Words at 4 Microsecs
Ccntrcl 128 Words at 400 Nancsecs.
Boctstrap 64 ROM Words at 667 Nancsecs.
COMPUTES liEIGHT 2165.5 Pounds










INSTRUCTION REPERTOIRE .... 64 Single address, Flexible
Instructions with Previsions
for Address or Operand Kod by
8 Index Registers.
INPUT/OUTPUT 12 High Speed Parallel
Channels
o o
Operating Temperature to 50 C
16

Gvertemperature Warning ... Alarm/Light at 46 C
o
Cverteup erature Shutdown .. Power Off at 60 C
flaximum Relative Humidity . 95 Percent
o o
Storage Temperature -62 to 75 C
POWER BEQUIBEMEKTS
Logic Circuits 2500 Watts cf 3-phase at 115
Volts and 400 cps.
Coding Fan 2000 Watts of 3-phase at 115
Volts and 400 cps. [ 2
]
2 • C ir e ct Access S tor ac[ e Device
In crder to increase the capability of the
AN/TSQ-9C, it was deemed necessary tc increase the
availability cf high speed memory. At this point it was
ascertained that the Control Data Disk Storage Unit would
solve the problem as a high speed, random access, data
stcrage device that could be interfaced tc the present
svstem. This particular disk was the commercial equivalent
of the CIC S740 with a microprogrammable controller. The
Stcrage Unit was best descrited by the functions that it
performed: (1) getting the disk up to operating speed; (2)
positioning the heads at the required cylinder location; and









AVERAGE ACCISS TIME 35 MS
(seek + rotational delay)
aAXIMDK ACCESS TIME 70 MS
(seek + rotational delay)
RECORDING DENSITY 1530 BPI (outer track)
2220 BPI (inner track)








Disk Surface Coating Magnetic Oxide [3]
3« Graphical Disj:Ia^
With the thought of analyzing incoming data in an
efficient and timely manner the AN/ISQ-90 was expanded to
include an interactive graphics display. The graphics
terminal that was decided upon was the Motorola Tctalscope
III. This particular model was a programmable stand-alone
version that has a self-contained 8K of 16-bit words of
memory. The Tctalscope utilized a bus-organized system to
link the various assemblies within the display. One assembly
was designed to receive data codes, interpret then and
provide the control functions that routed the commands to
the proper display assembly. The stand-alone capability was
18

controlled by an internal arithmetic register controller
which contained operator interactive functions, test
routines, and I/O controller functions. When coupled with a
peripheral keyboard, symbol generator, vector generator,
lightpen and joystick, the graphical capability needed to
update the system to the reguirements of T2RPES were
present.
a. Performance Characteristics
Dsing reliability prediction measures performed
in accordance with MIL-HDBK-2 17A the graphical display will
have a mean- ti me-between-failure of 2500 hours. The
Totalscope was a fully militarized piece of electronic
eguipment
.
RESOLUTION 1024 Elements in both X and Y
LOCATION ACCURACY ±2 Resolution Elements
within the 12- by 10- inch
viewing area.
VECTOE GENERATION Fixed rate of .2 in/usec.





Width 17 Inches [4]
4. Il inters
lie line printer utilized by TERPES operates with
single or multi-copy continuous fanfolded paper at a uaximum
line rate cf 600/minute. It had the capability of
19

outputting any of 64 characters within the field width of
120 character positions. [ 1 ]
Id conjunction with the aforementioned line printer,
IEBEES utilized an I/O Keyboard Printer Medal 1533. This
particular device enabled the operator to communicate with
the CP-808. As an input device, the operator was capable of
entering new programs, altering existing programs, changing
input parameters and initiating program execution and
termination. As an output device it was used to display
error conditions, program listings and requesting required
data from the operator. An operator was able to transiit to
the computer any of 64 different characters at a rate up to
about 100 words per minute. As an output mediuir, the
printer was capable of outputting the same 64 characters as
available fcr input and operate at about the same 100 words
per minute rate.
This device was a commercial unit that had been
enclosed in a specially designed protective cabinet and
mounted en cup-style resilient mounts. [5]
5- T^£e Dnits
Ihe system contained a set of four tape units that
were fully nilitarized and carry the Onivac number 1240A.
The tape diives were capable of reducing tapes that had a
density of 556 BPI. This rate was adequate for use with the
EA-6A but it is not totally compatible with the EA-6E. The
ontoard recorder on the EA-6B had the capability of
recording at 200, 556, or 800 BPI. [ 1 ] It was determined
that a tape unit be procured to handle the three BEI rates





6 . Eigita 1 Plotter
Int€rcept plotting within 1ERPES was performed ty a
Calcomp Model 563 Digital Incremental Plotter. The Plotter
Adapter provided the interface between the CP-808 and the
plotter. The adapter was responsible fcr generating time
signals and control commands to insure asynchronous
communication with the plotter. The adapter provided this
asynchronous operation by decoding data words froa the
CP-808 and producing control signals reguired to properly
perform the applicable plotting function.
The Model 563 was a commercial drum^type plotter
that was capable of plotting one variable against another.
Plot production occurred with the movement of a pen over the
chart paper. The X, Y and Z axis of the plotter were
implemented through a series of digital signals that
directed drum, carriage and pen movements. The
bi-directional rotary step motors on the X and Y axis caused
the drum or pen carriage to move in increments of .01 inch,
.005 inch or .1 mm per step depending on hardware
configuration. The rotary step motors operated at a maximum




SPEED Drum Axis: maximum 3C0 steps/
sec for .005-in and . 1-nm
steps.
maximum 200 steps/sec fcr
,01-in steps.
Carriage Axis: same as abcve.
Pen: maximum 5 up and 5 down
p€r second.
EESOIDTICN ± 1 step on either axis ever






PAPER SIZE Soil Chart paper-120 feet




The software tc support 1ERPES was in the final stages
cf development at the Naval Missile Center, Pt. Mugu. The
first phase cf software design was tc interface two new
pieces cf eguipment into the AN/TSQ-90, a disk drive unit
and a graphics terminal. These two devices were meaDt to
expand the processing power of the AN/TSQ-90 to meet TESPES
specifications while establishing a new dimension, an
intervenirg analyst, in the data reduction cycle.
With the interface complete, it was necessary to
establish the software structure required to fully utilize
the resources cf the expanded hardware suit. Modularity
within the software structure was necessary to provide an
analyst with the tools necessary tc process the tapes from
both the E2-6A and EA-6B. When dealing with EA-6A tapes, the
analyst must be able to reconstruct the actual flight path
cf the nissicn in order to override any false navigational
eguipment inputs that may render the data useless. Due to
the guantity collected by the EA-6A, the analyst was guite
capable cf correcting any false recordings and eliminating
that which is invalid. The reguirement for analyst interface
in data reduction was in itself justification for additional
effort expended in software and hardware development.
Data reduction with the EA-6E presented still another
problem, as it was capable of collecting a volume cf data
that was nearly impossible to reduce via the analyst. In
order tc speed the processing of this data, software
routines were written that filtered out redundant and
erroneous data that clutter the tape. Previsions were also
included tc prcvide for selected processing, whereby the
23

analyst selected those emitters he wished tc process first.
Withir TEBPES Software there exists an executive ncdule
that was the controlling force of processing within the
guidelines cf TEBPES. It was further subsetted to contain
the operating system, peripheral handlers, core management
routines, mathematical packages and a set cf provisions that
allow a degree of degraded mode operations. The implemented
operating system was tailored after the CMS-2Q monitor in
order tc optimize the functions and procedures of TEHEES.
Whenever possible the OS was written in CMS-2Q with required
assembly language routines written in SYCCL. This move to
C&S-2 was aimed at conforming to the Navy's concept of a
standardized tactical computer language. It also enabled
the developers to utilize the software debugging tools
presently available in CMS-2. The OS was a set of
sutroutines that maintained system status, file status,
utility trcgrams and provided the timing sequences required
tc supervise the operations of the system.
The Intercept Kodule was expanded to allow the system to
translate the data received from the aircraft into a
reducible fcrmat while filtering out that data which is
unreliable. The filtering task was dene by checking
incoming tapes for recorder errors, building format files of
intercepted signals, correcting for spurious navigational
inputs, reducing the data size by eliminating redundant
data, and providing edit routines that permit analyst
intervention when required. Also residing in this module
were the analog merge routines and the location algorithm.
The merge routine permitted the input cf data frcm the
analog tapes that will assist in emitter location and
reccgniticr. The location algorithm was utilized in the
location cf enitter sites.
The final module was the File Management Module. This
24

particular segment contained the interactive software that
licked the CE-808 and the Motorola Totalscope. The interface
and system utilities were written in CMS-2Q while internal
programming cf the Totalscope was done in ARC-16 assembly
language. The File Management Module was designed tc allow
the use cf at extensive database of emitter information. The
NIPS III database cf emitter parameters was the basis cf
this information. The ability to sort and edit returned data
also resided in this module.
As designed, the operating system and its transient
service routines were placed in the first 10,240 core memory
locations. lie remaining core locations were available for
the loading cf software packages that perform mission





Ill MILITARIZED VS COMMERCIALIZES SYSTEMS
A. PURPOSE
The purpose cf this section is tc compare by cost,
reliability, and general practical considerations the
differences between a "militarized" mini-computer which
meets military specifications, and a commercial
nini-computer which does not meet military specifications.
For clarity, "militarized" means conforming to military
specif icaticrs and "commercial" means net conforming to
nilitary specifications.
B. SELECTION
The aini-cempu ter systems selected fcr comparison were
selected en their ability to meet the requirements of
TEEEES. Three different computer manufacturers were
involved: Lata General Corporation manufacturing
nini-computers to meet the needs of commercial user; SOLM
Corporation lanufactur ing "militarized" mini-computers using
the same circuit design and software as the Data General
Ccrporaticn nini-computers but with hardware designed and
manufactured in accordance with applicable military
specif icaticrs (MIL-E-164000G and MIL-E-54000) for use
aboard ships and in aircraft; and Sperry Onivac Corporation
like ROLM, iicDuf ac turing "militarized" mini-computers. The
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Standard military specifications have teen developed to
meet requirements in protecting electrical military

























































































































































































The system desciption and price information for BOIM's
16C2 and 1664 and lata General's 1210 and 830 computers was
obtained frcm , technical descriptions and price lists
furnished bj the manufacturer. The Sperry Onivac system
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description concerning the AN/OYK-20(V) was also obtained
from technical descriptions furnished by the manufacturer
but pricing information was obtained from NAVELEX Washington
E. C. (flH/UlK-20 (1) F/Y 76 Budgetary Estimates). Using
this technical and price information a basic system
conf iguraticc was compared to determine differences in each
system.
The hasic computer system for comparison purposes
consisted cf 32K cere memory, a central processor, a control
panel, a jower monitor, and an automatic restart capability.
A floating point processor was considered a major factor.
The only ccmcuter not offering a floating point processor
was Data General's Model 1210. Each system is described
briefly telcv..
1 • 1QLQ £crp.o_jation
a. ecdel 1602
Ihe Mcdel 1602 was a 16 bit general purpose
"militarized" computer with an optional floating point
processor, conductive cooling to the case, memory increments
in 8K increments, and two versions of control panels, one
phvsicallj telted to the main frame and the ether connected
by cable. [ 16
]
t. £cdel 1664
The Model 1664 is also a "militarized" computer
but with greater capability than the Model 1602 due to bit
addressing ret limited to conventional word bcuncries,
variable addressing modes, conductive cooling to the case
28

with a chassis mounted heat exchanger, standard floating
pcint processor, direct memory access processor, three
degrees of piecisicn, and memory increments in 16K bytes
increments. £9,15]
2. Cat a General
a. Ecdel 630
Ihe Model 830 was a non-militarized computer
with memory expansion up to 256K, 16 bit instructions, high
density cere memory, an optional floating pcint processor,
and dual operation through two central processor beards.
[23]
t. ficdel 1210
Ihe Model 1210 was a scaled down version of the
Model 830 with a slower memory cycle time, no floating pcint





Ihe AN/0YK-20(V) was a "militarized" computer
with 16 tit instructions, direct access to a maximum of 65K
words, memory increments in 8K increments, a maximum cf 65K
words of core memory, an optional floating point capacity,
self contained internal cooling system, and modular
ccr. struct ice . [10]
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See Table 1 for an overall comparative view of
each ccirprtei system. [10,15,16,26]
J5_02 .1664 83 J2JG HMzZQ
Militarized, yes yes no no yes
Memory
Cycle Time.. 1usec 1usec 1usec 1.2usec 750csec
Memory
Cirect
Addressing. 64K 128K 64K 32K 65K
Maximum 256K 512K 256K 64K 65K
Transfer
Rate 1M words 1M words 833K 833K 1M words
/sec /sec words/sec wcrds/sec /sec
Software
Support... Fortran Fortran Fortran Fortran Fortran
Algcl Algol Basic Basic Ultra 16
Easic Basic CMS-2M
Word Size... 16 bit 16 bit 16 bit 16 tit 16 tit
Power Fault/
Autc-
Hestart.... yes yes yes yes yes
Coding ccn- con- none none internal
cuctive ductive blower
Floating
Feint yes yes yes no yes
Ownership




Ownership costs included initial purchase price
and maintenance costs which were discounted at 6% ever a
five year period.




4 • Ilice Data
Csing the price information provided by the
manufacturers and NAVELEX Washington D. C. comparative
prices for the selected configurations were determined as
fellows:
a. Eclm Corporation
(1) Model 16 02
Erocessor unit with 5 MHZ microprocessor,
four accumulators, direct memory access,
nultimcde priority interrupt system and
a power monitor with automatic restart
rugged control panel
floating point





















Processor unit with 5MHZ microprocessor
variable precision floating point processor, direct
memory access, executive mode, 16 levels of
programmable priority interrupt with power
monitor and automatic restart ...$24950
rugged control panel . . . 3125
core memory (16K) at $6250 * 2 ... 12500
total $40,575
[17]
b . Sperry Univac Corporation
(1) AN/UYK-20(V)
Basic machine with 8K core memory ...$21000
8K core memory modules at $1300 * 3 ... 3900
direct memory access, factory installed... 2850






c. Eata General Corporation
(1) Model 830
Computer with four accumulators (hardware)
,
I/C system with programmed data transfer
16 level programmed priority interrupt,
direct memory access data chanDel,
programmer ' s console with lock, power supply
and slide mounts for a 19 inch rack, 32K
rytes core memory and memory management
and protection unit.










Computer with four accumulators (hardware) ,1/0
system with programmed data transfer, 16
level programmed priority interrupt, direct
memory access data channel, programmers
ccnsole with lock, power supply, table top
catinet or slide mounts for 19 inch rack,
and 32K bytes core memory. ... $7000
power monitor and automatic restart ... 400
nultiply/divide ... 16 CC
total $9000
[18]
Appendix B gives a breakdown of pricing




Up tc this point, this chapter has dealt strictly with
system description and the associated costs. If ccst were
the only criterion for selection, Data General wculd be
chosen without guestion. Eut cost should not be the only
criterion; reliability of the system should be a major
consideration in the decision. By evaluating the
reliability cf a computer systei using Mean Time Between
Failure (MTEE) and repairatility using Mean Time Tc Eepair
(MITE) , the ccst of ownership beyond the initial purchase
price can be estimated.
Because there was no data on MTBF and MTTfi for the HOLM
Model 1664, this computer system was not considered in the
reliability analysis.
The data that was available was supplied by EOLM
Corporation, Lata General Corporation, and the General
Electric Company in an article titled "MAGIS LIFE- CYCLZ CCST
ANALYSIS for the Marine Air/Ground Intelligence System".
One way to estimate failure rate is thrcugh reliability
experience. As outlined in MII-STD-756A and MIL Handbook
217A/B, there are standard procedures for estimating failure
rates given ccmponent types and part numbers. For the
purposes cf this study, the computer systems involved were
in actual operation. However, the standards as stated in
MII-STD-~/56A and MIL Handbook 217A/B were followed where
necessar j
.
Failure rates are normally considered large initially
during burn in cf components, then decreasing to remain
relatively constant for some time. This reflects equipment
failure under the assumption that new equipment has freguent
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repairs after which a stable period is established. Ibis
stability period is characterized by random failures. Wear
out does net occur in electrical equipment as it dees in
mechanical eguipment. However, due to extensive bench
testing and modular integrated construction, the failure
rate of new eguipment has been reduced (compared with
systems that are not extensively tench tested)
.
Conseguently , after the initial burn in, the failure rate of
computer eguipment is constant with respect to time.
Therefore, the number of failures can be estimated by the
Pcisson distribution and the time between failures ty the
Exponential distribution. The probability of zero failures
in time t (reliability) is given by the equation:
P = E
-lambda * t
where IAKEIA is the failure rate or 1/HTBF.
This evaluation will assume that once a failure has
occurred, the repair will be made at the module level, not
the component level, and that time for a repairman to arrive
at the ccnputer site for repair work will be two hours. The
Mean Time To Eepair, once a repairman arrives, was assumed
to be one-half hcur for all computer systems. This was the
mean time required to find the failed module, remove it, and
replace it with a new one. The reason all MTTR's were
assumed egual was based on the modular construction used in
all the computer systems. The difficulty of board removal
was approximately the same for all systems.
Por the purpose of this evaluation, the cost of
ownership over time t (5 years) was based en purchase price,
inventory ccst of spare kits, and repair cost. Inventory
cost and repair cost were discounted at a 6 percent rate for
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5 years to reflect the time value of money. The disccunt
factor was .747. Based on the equal MITR's fcr each
computer system, only the MTBF was found to affect the final
cost of ciinership.
Inventory cost consisted of the ccst of the minimum
spares necessary to repair a failure. A minimum spare kit
consisted of cne spare memory module, one processor mcdule,
and cne pcwer supply module. £20]
Bepair costs were calculated by multiplying the mean
number of failures during time t (t/MTEF) by the MITE and
then multiplying this result (or the average amount of time
spent en repair during time t) by the labor rate per hour.













: useful lifetime of the system (5 years)
: mean time between failure
: mean time to repair
(including time for repairman to arrive)
: nuirter cf failures in time T
: (T/MTBE) * MTTR
(average time spent on repair during time T)
spare kit cost (based on minimum kit needed)
repair cost per hour
BCB * TR (cverage cost of time spent en repair)
ATE + SM (inventory and repair ccst over 5 years)
tine value cost (IEC with time value of money
taken into consideration at 6 percent)
ownership ccst (TVC + initial purchase price)




























































Excluded from the cost of repair were these items that
contributed egual ccst to all the computer systems. These
items consisted cf travel cost, per diem ccst, and shop
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repair cost (cost of repairing the failed module, in the
manufacturer's shop). [21,22,23,27,28,32]
Table 2 shows that the Data General 1210 cost less over
5 years based en inventory cost, repair cost, and the
initial purchase price of the computer (purchase prices were
taken f rem section 4 "Militarized vs Commercialized") .
Referring tc Table 2, the high cost of ownership dees not
reflect high MTBF as might be expected. The Sperry Cnivac
AN/UYK-2C (V) bad the second highest ownership cost but the
lowest M1EF.
Figure 1 is a plot of the relationship between MTEF and
the total ccst cf ownership. While there is nc direct
relationship between MTBF and total ccst of ownership,
Figure 1 indicates, at the low point of the "U" oc the
curve, that the Data General Model 1210 would be the logical
choice with the lowest ownership cost and the second highest
M1EF. The difference between the Data General Model 1210
and the ECLM Mcdel 1602, as reflected in Figure 1, would be
a doubling in the MTBF but a five fold increase in ccst.
Specifically, to get a 6482 hour increase in the MTEf, it
would cost $51516. C9 over a 5 year period.
Figure 2 represents the relationship that existed
between the MTBF and the cost of repair over a 5 year
period. Eeferring to Figure 2, as MTBF goes up the repair
cost gees down. For example, if the MTBF went up frou 4000





























































The wide variation between the MTBF's (cne major failure
every 550 days for the HOLM Model 1602 compared to cne major
failure every 83 days for the Sperry Univac AN/UYK-20 (V)
,
seems unrealistic since the difference is between two
nilitarized computers. The MTBF of the Model 1602 was
furnished ty the fiOLM Corporation seems toe high. The MTBF
for the Sperry Onivac AN/UYK-20 (V) dees not seem
unreasonable. This MTBF was not furnished by Sperry Dnivac
but by a nilitary analysis group. [21] The following ETEF's
are the values necessary to make a systems spares cost equal
to the ECIM £cdel 1602 spares cost.
Data Gereral Model 1210 320 hours
Data Gereral Model 830 235 hours
Sperry Dcivac AN/UYK-20 (V) 700 hours
Militarized and commercialized computer systems each
have advantages. If a commercialized computer is acceptable
in the operational environment, then there are nuiierous
systems available that are comparable in both cost and
performance. With respect to TEBPES requirements, the Eata
General Model 83C had a capability advantage over the Data
General Mcdel 1210, the advantage being the availability of
a floating pcint cption. Otherwiae, the Data General Model
1210 was superior in purchase price, cost cf ownership, and
spare kit ccst (see Table 2). The difference between the
MTEF's of the Data General Model 830 and the Data General
Model 1210 was cne failure every 108 days in favor cf the
Data General Mcdel 1210. While this failure difference was
significant, the lack of overall capability of the Data
General Mcdel 1210 compared to the Data General Mcdel 830
shculd be a major consideration, regardless cf the MTBE*s.
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Although there is no published MTBF for the ROLE Model
1664, this should not eliminate it from the competition.
The ROLE Model 1664 contained a Tri-Erccessor System
(hardware floating point processor, a microprogrammed
general purpose processor and a direct memory access
processor) versus cne general purpose processor for the EOLM
Model 16C2, costs less than the ROLM Model 1602 to purchase,
and is capable of expansion for future considerations.
Regardless of the MTBF, the spares kit for the ROLM Model
1664 would cost 56500 more than the spares kit for the HOLM
Model 16C2 or $24,750 in total. The ownership cost of the
RCLM Model 1664 over a 5 year period cculd never be egual to
the RCLM Model 1602, regardless of the MTEF, since the
initial scares kit cost of the ROLM Model 1664 was mere than
the ownership cost of the ROLM Model 1602. Although the
Sperry Onivac AN/OYK-20 (V) had the lowest published MTBF,
tte figure seems conservative. The MTEF shculd not be the
major reason for eliminating it from the compe titicn . The
Sperry Univac AN/UIK-20 (V) 's cost of ownership was less than
the ROLE Mcdel 1602 (due to spare kit cost) and had a
$19,400 advantage en purchase price over the ROLM Model
16C2.
One important factor, which would be difficult to
measure in dollar terms and not represented is the ccst to
the mission of down time. This cost, which cculd
conceivably involve thousands of dollars, includes such
items as down time of planes, travel and berthing of
personnel if the mission were cancelled. Because of this





One neasure cf performance that must be addressed in any
processor replacement proposal is the question of processing
power. B j performing such an analysis the steering ccamittee
must attempt to demonstrate in a quantitative manner that
the processors under consideration are capable of hardling
the processing lead that exists on the elder machine.
It was determined that the first step in this tvpe of
analysis has to describe an instruction mix that would
reflect the construction of programs within TEHPES. Although
the software was being developed, it was possible to
estimate the mix and assign the following percentages:










Utilizing the instruction mix anticipated within TEBPES,
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it was estimated that the CP-808 average instruction
execution speed Mas 8.7 usee, yielding an instruction rate
of 115K instructions/sec.
At this point a problem was encountered with word
length. As noted in a previous section the CP-808 operates
with a 20 tit word, whereas, proposed replacement
ffiinicomputers operate with a 16 bit word. To overcome the
word length inequity, an instruction rate for double word
instructions (32 bits) and single word instructions (16 bit)
were confuted seperately. Another consideration was to
utilize, wherever possible, instructions that access memory
directly. [7]
The Sperry Onivac AN/UIK-20 (V) was found to have an
average instruction time for double word instructions of
2.64 usee. with an instruction rate of 352K
instructiens/sec. The single word average instruction time
fci the Sperry Onivac AN/UYK-20(V) was found to be 2.27
usee, with an instruction rate of 440K instructions/see.
[10]
Due to the similarity of execution times between the
Data General machines and the ROLM computers, it was decided
that one set of computations would be sufficient to
demonstrate their processing power. Osing double word
instructions the average instruction time for this class of
machine was 3.45 usee, or 290K instructions/sec. Single word
instructions were processed with a time of 2.755 usee, or an
instruction rate of 362K instructions/sec. [9,11]
As shewn above the machines under consideration could
easily handle the processing load being performed by the
CP-808. Ihis excess processing power is essential if the
full potential of TERPES is to be ever realized in the area




Having demonstrated the processing power of the proposed
replacement processors, it was necessary to examine the
precision tbey offered in arithmetic calculations. The
importance of this attribute lies in the primary mission of
TERPES, which was the identification and location of hostile
emitters. In order to ascertain the location of a
particular emitter, the direction of arrival data extracted
from the nissicn tape was applied to a locator module that
contained the location algorithm. It was in this section
that arithmetic precision became critical, for if a number
of significant bits of data were lost in the calculations,
the chances cf producing a reliable site plot were minimal.
The CP-6C8 hardware normally provided fixed-point
computational data elements which occupied a maximum cf
30-bits (one word) . Another feature of the CP-308 was the
ability to link the A register and the 0. register to form a
double-length word that supported data elements that were
60-bits in length. The A register was a 30-bit addressable
accumulator, while the 0. register was a 30-bit addressable
logical function register. This double-length feature was
employed in the emitter location algorithm as a software
feature to extend the precision of arithmetic calculations.
This 60-bit fixed point double precision feature was an
option that was not available en any of the processors under
consideration. At this point it was determined that there
were only two options available to overcome this problem.
The first involved determining the precision that would be
needed to satisfy the requirements of TERPES. The first
step in such an analysis was to determine the accuracy of
46

the data returned by the aircraft. The emfhasis at this
pcint was tc ascertain the number of bits that contained
reliable lccation data for a given emitter. With this
information it would have been possible tc calculate the
number of bits of significance reguired to maintair the
specified precision when computing an emitter's location.
During the developing stages of this analysis, it was
determined that the reguired data needed tc perform such an
analysis was net available.
This lack of data led to the second approach, which was
tc examine the way the proposed processcrs represented
numerical guantities internally. It was decided that the
representation that would most likely solve the precision
problem wculd be a floating point representation.
In this set of calculations, precision was taken tc mean
the number cf bits available to represent a number. The
number of decimal-digits of precision was compared. For
these calculations n was taken to be the binary bits of
precisior and m was the number of decimal digits of















the data returned by the aircraft. The emphasis at this
point was tc ascertain the number of bits that contained
reliable location data for a given emitter. With this
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Doufcle Precision 18 [2]






64-bit format 16 [9]
Sperry Ccivac AN/OYK-20 (V)
32-rit format 7 [10]
As noted in the above table, the location algorithm,
when executing en the CP-808, was operating with 18
decimal-digits of precision. It was estimated that such
precision was excessive, but a 32-bit format that yielded 7
decimal-digits of precision was insufficient. Having
demonstrated the precision available within the various
hardware configurations the only cempetitor that apprcached
the precision of the current system was the Floating Point
Processor available from both H0L.1 and Eata General. In the
£OIM machines it was implemented as an integrated processor
thct paralleled the general- purpose processor. The Floating
Pcint Processor consisted of eight 64-bit accumulators and
one 32-bit status register that were addressable by a set of
51 Floating Pcint Processor Instructions. Operations between
memory and the FPP accumulators were also fully supported.
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In conclusion, it was determined that a coiplete
analysis cf the accuracy of returned data was essential to
insure adeguate arithmetic precision. with the above
analysis ccaifleted it would then be possible to adequately
evaluate the various machines to determine if the required






The "Cede cf Federal Regulations 4 1" and "Federal
property Management Regulations, Part 1C1-32,
Government-wide Automated Data Management Services"
specifies r eguirements concerning the acguisition of data
prccessing equipment. The primary requirements cover
sharing activities, commercial acquisition, sole source
restrictions, use of existing federal contracts, competitive
bidding, and standardization and interchangeability of
parts. These requirements, as presented below, are not
exhaustive and should only be considered as highlights to
the overall process cf procuring a new data prccessing
system.
1 • §JjiUsi.£i3 Faciliti es
The first consideration, as viewed by the Federal
Government, is whether or not the proposed system cculd be
supported by "sharing" facilities with an existing system,
government cr commercial. Automatic Data Processing (ADP)
sharing means the use of available AEE resources by
organizations that the organization providing the resource
does not have a primary mission responsibility to support.
The Federal Agency requesting the proposed system cannot
initiate the process of selecting and acquiring ADP time or
services frcm commercial sources unless it has first
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determined that the required ADP capability cannot he met
satisfactcrily by utilizing existing Federal ADP resources
or estahlished Government Services Administration (GSA)
mandatory contractual resources. Eased on the objectives of
the TEEPIS system and the uniqueness of the requirements,
the possibility of utilizing a "sharing" facility is rot a
viable alternative in selecting a new system.
2- S§3^iUl§at Ty^e Contracts
The next consideration in procuring ADP equipment
(ACPE) is through requirement type contracts. GSA makes
selected AEEI available to agencies through requirement type
contracts when such contracts will provide for substantially
lower eguicment cost. Where ADPE is available from GSA
requirements tvpe contracts, this source shall be used by
all agencies as the primary source to satisfy needs in
accordance with the previsions of such contracts. If this
type of contract is not used, agencies may procure ADPE
without prior GSA approval provided (1) the procurement will
occur through an applicable ADP Schedule contract, (2) the
contract is *ith a company that already has a Schedule
contract but the requirements of the new procurement are
unable tc be carried on the original Schedule contract.
Consequently, a new contract is written with terms equal or
better than the terms in the original Schedule contract.
(3) the value does not exceed $50000.
3- Scle Source
Scle source procurement of ADPE in excess of 35000C
over the systems life by either lease or purchase is
permitted enly after a delegation of procurement authority
(DPA) is provided by GSA. Where a sole source procurement
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appears tc be in the best interest of the Government,
agencies must submit to GSA a reguest for a EPA along viith a
statement justifying the requested action. The
determination must be accompanied by a certification of the
availability of specifications in accordance with the
prcvisicns cf GSA directives. After review cf the APE and
any other documentation essential to the justification, the
Commissioner, Autoiated Data and Telecommunications Service
will (1) grant authority tc the requesting agency for
procurement, (2) grant authority tc the requesting agency
for procurement and provide for participation in the
procurement, (3) provide for procurement by GSA.
Interestingly, if no action is taken by GSA within 20
working days after receipt of full information froii the
reguestirc agency, the agency may proceed with procurement
as if approval had been granted. However, the day of
receipt cf full information, as viewed by GSA, is a
debatable date. "In order tc establish a common
understanding cf the 20 working day period, GSA will provide
written verification to the requesting agency which
identifies the day cf receipt of an APR. This day is
subject tc written modification by GSA in the event that
after review it was found that the APE does net contain the
full infcriaticn required...". [24,25]
y • J?ixS5 Installations
While there are restrictions en sole source
suppliers, there are major factors to be considered in a
multiple source installation.
There are definite dollar savings in procuring or
leasing cerifheral or main frame equipment from 2nd or 3rd
parties. Fcr instance there is an approximate savings from
20 to 25 percent en tape drives, 20 to 25 percent en disk
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drives, and up to 50 percent on memory. In addition to
these savings, there are benefits such as no overtime cost,
guantity price discounts, and 10 to 30 percent savings on
3rd party maintenance. Processors may also be obtained with
a relative savings compared to the existing system frcra 3rd
party renting companies. [46]
Eesides the obvious dollar savings, there are ether
factors to be considered in the decision as listed below:
(1) installation ADP budget (2) security considerations (3)
geographic location of maintenance support for the new
eguipmert (M) delivery time and installation and conversion
tine needed for the new eguipment (5) contractor flexibility
with regard to time periods reguired to achieve lower lease
rates (6) tine of next conversion; a new contract cculc lock
the installation into using the same eguipment for several
years (7) supplier staying power (is the supplier
established?) (8) split maintenance responsibility; this
cculd be the biggest problem because the lines of
maintenance responsibility; this could be the biggest
problem because the maintenance responsibility for failed
eguipment wculd be difficult to delineate.
Eeycnd the considerations listed above, there are
hidden factcrs that must be discussed and utilized before
any decisiot is made. First, the fear of unreliable
operation if the system is changed. Second, performance
improvements might not materialize as planned if the system
is changed. And third, if a long term lease is reguired to
obtain the cost savings, the flexibility of the system




5 . Cc mp 6 1 it i ve B iddincj
Ihe aspect of a sole source supplier naturally leads
tc the requirements cf competive bidding. Item 1-3.210 of
the Code cf Federal Regulations discusses the
impracticability cf securing competition by formal bidding.
Briefly, this states that purchases and contracts may be
negotiated without formal advertising "fcr property (AEPE)
or services for which it is impracticable to secure
ccmpetiticn . "[ 24 ] To use this authority the circumstance
must exist that the property or service can be obtained from
one perscn cr firm (sole source cf supply) . AEPE is
technical equipment which could require standardizatici and
interchanc eahility cf parts. Based on this fact AEPE
contracts can again be negotiated without fcrmal advertising
according tc 1-2.213 in the Code of Federal Regulations.
Application to this item falls within the specification
stating "where in special situations or particular locaties,
technical equipment is available from a number of suppliers
which wculd have such varying performance characteristics
(net withstanding detailed specifications and rigid
inspections) as wculd prevent standardization and
interchanceahility of parts. Basic to all of these specific
considerations is the underlying requirement that all
purchases and contracts, whether by advertising cr by
negotiation, shall be made on a competitive basis to the




Regardless of the source of the new system for TEHEES,
funding has tc be a major consideration. One solution may
be the Autcmatated Data Processing Fund. This fund is
utilized wher the purchase evaluation indicates it is in the
best interest of the Government tc purchase or utilize long
term leases and funds are not readily available withir the
requesting agency or there is insufficient time to secure
the necessary funds under normal budgetary procedures,
including reprogr amming the reguired funds. GSA will make
the determination whether or not the funds will be used. If
GSA determines to use the ADP funds, GSA will carry out the
acguisiticn end retain the title to the ADPE with the
reguesting agency establishing common grounds between itself
and GSA fcr either installment payment or a lump sum payment
reimbursing the ACP fund. The reguesting agency will, in
effect, have a lease with GSA during the payback period
which includes eguipment cost and authorized personnel




VI. COMPOTES FAMILY ARCHITECTURE
Before a decision is made for any specific coaputer
system satisfying the needs of TERPES, the project entitled
"Computer Easily Architecture (CEA) " initiated by the Naval
Research Lat (NRL) under the sponsorship of the Naval Air
Systems Ccmiiand in conjunction with the Army Electronics
Command should be thoroughly investigated. Due tc the
nature and impact of this project, the feasibility in
waiting for the outcome of this project before deciding en a
ccuputer system would be a sensible and rational decision.
The CEA project evolved from the All Application Digital
Computer Program seeking to obtain for the Army and Navy a
computer architecture which will serve as the basis for a
family cf software-compatible computers, that can be
implemented at various performance levels using advanced
technologies. Particularly important is the 1981 time frame
when CEA is tc be fully implemented. It is recommended that
any decisicr on new equipment be made enly after fully
considering the benefits to be gained from the CEA approach.
Besides tte time frame compatability , CEA would do away with
the consideration cf sole source distribution and any
associated problems concerning competitive bidding on
contracts.
The specific program goals of CEA include: competitive
cost effectiveness for a wide range of Army, Navy, and
Marine Corps applications; significant improvement in
software/hardware life cycle cost; significant reduction in
hardware size, weight, and power; alternative suppliers;
technology independent; and 3rd generation software
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transportability . More specifically, computer architecture
is the fuccticnal description of a computer as would be seen
by a machii€ level programmer, that is, everything the
programmer needs tc know to write programs that run on the
computer. This view of the computer includes the
instruction set, registers, interrupts, and memory address
space. The architecture does not include hardware
imp lememtaticn features such as cycle time, instruction look
ahead, memory interleaving, bus width, or cache memory.
Hardware design issues need not affect the software. More
importantly, a clear and clean distinction between the
architecture and implementation details allows software to
be transported between computers with the same architecture
even thcugh they may have very different features.
Standardizaticc of architecture permits the opticn of
choosing different hardware inplementaticns according to the
best tecbnclcgy that industry has to offer while maintaining
a consistent and well known interface for software
developement and education.
The selection criteria for CFA consisted of two carts,
absolute criteria and guantitative criteria. Absolute
criteria must be fully met. Failure to meet any cf the
specified absolute criteria means elimination cf that
particular computer architecture from futher consideration.
There are eight absolute criteria including virtual iremory
support, protection, floating point support, interrupts and
traps, icdularization, multiprocessor support,
controllability of I/O, and extendability . Quantitative
criteria will be used to rank those architectures that pass
the absolute criteria. Quantitative criteria include
virtual address space, physical address space, fraction of
instruction space unassigned, size of central processor
state, virtual machine capability, maximum interrupt
latency, and subroutine linkage. After the list of
candidate a ichitectures have been narrowed down tc the
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"finalist", fcy means of the absolute criteria and
quantitative criteria, test programs will be ceded and
executed fcr each surviving candidate, to obtain data
related tc the efficiency of the architecture. The
quantitative criteria posed several problems in the areas of
linear rankirg of the criteria and normalization of the
quantitative measures. Both of these problems were overcome
through the use of scaling and composition of quantitative
measures, the calculations of which are net pertinent to
this paper. However, what is pertinent is that a common
measure was established to rank the different architectures
en a linear scale.
The CPA committee reduced the number of candidates from
nine tc fctr, using the absolute and quantitative criteria.
Still left in the competition are the Interdata 8/32, the
DEC PDP-11, the IBM 360/370, and the Burroughs 67C0. The
Sperry Ucivac AN/OYK-20 (7) and AN/UYK-7 were both eliminated
under the absolute criteria. Both failed the abcsolute
criteria of protection based on the fact that some process
could hang up the processor indefinately and thus cause
ether processes to hang-up. Besides this, the Sperry Dnivac
AN/UYK-20 (V) failed the absolute criteria of virtual iiemcry
and the Sperry Univac AN/UYK-7 failed the absolute floating
pcint criteria. Cn the quantitative composite scale the
Sperry Onivac AN/OYK-20 (V) and the AN UYK-7 ranked eignth
and ninth respectively in the field of nine candidates. The
Littcn GY.B-12 (lacked floating pcint capability), the RCLM
16C2 (lacked virtual memory) , and the SEL-32 (lacked virtual
memory) alsc failed as possible candidates.
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The current results of the CFA committee should net be
interpreted as meaning that the Sperry Univac AN/UYK-20 (V)
and the 5C1E 1602 cannot meet the requirements of TEBEES.
However, the value of the CFA findings should not be taken
lightly, hut should be viewed with interest as a planning




One aspect that was initially proposed was a review of
the available militarized peripherals. This proposed review
would have culminated in a recommended set of
state-cf -the-art peripherals tc replace the present set.
While researching this question it was learned that a
decision had teen made to utilize a commercial disk ir the
hardware suit cf TEfiPES.
The Eisk Storage Unit that was acquired for TEfiPES was
the CCC S"/4C. This unit was a commercially available device
that was not developed or constructed for implementation
within the severe environmental constraints cf TEfiPES.
The inportance of the disk unit was stressed in the
software structuring and development phase because cf the
expanded capatility it provided. With the development phase
ccmpleted the Disk Storage Unit will have becoiie an
essential part of IERPES operations. A failure of this unit
would essentially terminate the processing capability of
TEBPES.
By selecting a commercial disk the credibility of
equipment specifications was dealt a damaging blow. At this
point it was determined that a review of equipment
specifications be conducted by the user community in order
to ascertain the reliability and correctness of TEfiPES
equipment specifications. With a user analysis completed,
it may te advisable to procure commercial eguipment that is
housed in industrial enclosures, whereby equipment costs are




The purpose of the Calcomp 563 plotter was to provide a
hard copy of graphics terminal displays. While plotting
cccprised atcut 50% of mission tape analysis time, the
plotting cycle was not considered essential to the success
of a mission . [ 1
]
1 • Militarize d vs Commercialized
A nilitarized plotter would cost approxiirately
$1CC,000 to tuy. The Calcomp 563 costs approximately $6500
to tuy or $3CC per month to rent. Based on the high cost of
a nilitarized plotter and because the plotter is not mission
essential to 1EBPES, it was felt that there was no need for
a militarized plotter. Based on this conclusion, this
section will discuss the characteristics of commercial
plotters .
2. Ty.£es
There were three types of available plotters:
flatbed, drum, ard electrostatic. The flatbed plotter
utilized a flat sheet of paper, held in place, while the
writing instrument was moved in two directions to draw
lines. The advantage of the flatbed plotter was that
additions could be made to existing plcts. The disadvantage
could be extra space requirements of the plotter, which was
dependent on the size of the paper. The drum plotter moved
the paper and the writing instrument to produce the lines.
The advactage of this unit was that long drawings could be
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accomplished in a compact space. However, there were width
constraints, which limited the size of the drawings.
Electrostatic plotters moved the paper to produce one cf the
movements and utilized a row of stylii across the width of
the paper producing images consisting cf a multiple of
pcints. The advantage of this plotter was the speed and the
ability to double as a line printer when eguiped with a
character gernerater. However, the plotting required an
unusual programming method for generating line by line point
rasters.
Table 3 contains state-of-the-art characteristics
for flatbed, drum, and electrostatic type plotters. For
comparison, the characteristics of the Calcomp 563 drum
plotter are underlined in Table 3. The following
characteristic definitions may be useful.
accuracy : pen positioning error
resolution : measure of closeness in drawing lines,
repeatability : measure of capacity of the device to











resolution .0001 in .002 in.
.CO in.
200 points/in













Since the plotting of a mission required 50 percent
of the total time to process a mission and because the
Calccmp 563 was considered a slow plotter, see Tabic 3, a
faster plctter would be a definite advantage and justifiable
from the standpoint of time and speed cf plotting. However,
faster plotting speeds correspondingly carry higher cost.
Therefore the decision on how fast a plotter would be




A. CCRE MEflCBY EXPANSION
The nain thrust of this proposal was to increase the
size of main memory in order to support a more complex
software structure. The increased memory would have enhanced
system throughput ty reducing the number of data transfers
frcm peripheral stcrage.
The first step in this analysis was to determine the
possibility cf expanding the CP-808's 32K of core memory.
The NTDS Advanced Data Management program was confronted
with a prctlem similar to the one facing the 1EEPES
development team. As requirements for information have
expanded within the NTDS community the developers were faced
with either the purchase of new systems or expansion of the
existing systems. The design and iiplementation cf new
systems Mas an endeavor that was constrained by the lack of
funds. It was felt that system software life cycle ccsts
wculd be adversely affected by the proliferation of system
configurations which might result frcm non-uniform
integration designs. The proliferation cf application
criented systems would increase the cost of equipment
maintenance, interfacing, personnel training, and software
development/iaintenance. In order to maintain the integrity
of the extensive software base, it was determined that
system expansion was the only viable solution. The
implementation cf this solution was realized ty the
development cf a distributed processing system which
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utilized the CP-642B processors and an extended memory unit.
[35]
Cf interest to the TERPES project was the availatility
of an operational memory unit that was capable cf being
interfaced with the CP-808. The applicable extended nemcry
unit was designed and developed by NELC, San Diego with the
commercial contract for equipment construction awarded to
tie Control Eata Corporation.
The designation of this unit was the CEC MU-602 (li) /OYK
Extended Core Memory Unit. The underlying goal cf this
device was to offer militarized, high speed cere memory to
enhance the capabilities of current computer systems. The
EC£0 had the capability of serving four CP-642B's on a
first-in, first-out basis. The interface that was developed
between the ECMU and the host computer provided for a direct
access cf up to a maximum of 294K words of cere memcrj, 32K
of which the CP-642B had internally mounted with the
remaining 262K words housed in the ECMU. The ECM'J was fully
nilitarized and was available in a water cooled or air




Storage Capacity 262,144 36 bit words
Modularity available in increments cf
32,768 words.
Cycle Time 1.05usec.
SIZE 29 cubic ft.
fcEIGHT 72 inches
WEIGHT 1400 pounds




Operating Temperature to 50 C
o o
Storage Temperature -62 to +75 C
Eaximun Humidity 95 percent
[36]
At the time of this writing, the ECMU's were being
produced at the CDC plant in St. Paul, Minn., and the
production called for the manufacture of 70 units. It was
estimated that any new orders would take about 8 to 12
months tc fill. The cost of the ECMU with a full ccnplement
of memory beards was estimated at $260K with the possibility
of a reduced rate, if a substantial order were placed.
In ccrjunction with the placement of an crder for the
ECHO, steps would have to be taken to prepare the CE-642B
for the interface. The hardware modificaticn of the CE-642B
consisted of a modification kit that must be installed by
Univac technicians. The modification was available on-site
or at a Univac facility and the cost was estimated at $20K.
The degree of core memory expansion was the next problem
addressed. An analysis of the time the processor must be
idle waiting for the transfer of utility programs from
secondary storage was proposed. This analysis reguired a
thorough knowledge of program size, seguence of missicr tape
analysis and a means cf predicting the probability of having
the reguired programs in core. Due to the ongoing software
development, the actual physical size of the prograas and
the probability cf having to wait for the program tc be
leaded from peripheral storage were unavailable at the time
of this analysis. It was determined that this type of
analysis was essential in order to ascertain the prcper mix
cf cere memory and peripheral memory. It was for this reason
that an analysis using theoretical parameters was conducted.
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The nemcry management technique used
development was a segmented overlay approach.
in 1ERPES
The application programs within IERPES were modelled
after a menu driven system, whereby the analyst steps
through his analysis ty selecting the aspect of processing
he desires. This technique enabled the construction of
programs in a sequentially structured format, which enhanced
the linkage of various subroutines. After a menu selection,
an executive module is loaded with its associated overlays
into the task area. A review of the cere structure was
deemed necessary at this point in order to stress the
importance of a sell developed core map strategy. Th€ core
map strategy employed in TERPES follows:
MEMORY LCCATICN APPLICATION
thru 128 Linkage Variables
129 thru 400 Resident Services
Global Variables





6192 thru 1C240 OS Transient Area
10241 thru 26672 Task Area
26673 thru 52768 Manual Otilities/Loaders
The two important aspects of the above table were space
allocation for the task area and the OS transient area. The
OS transient area was allocated 2048 words of memory for
various executive modules that were used to implement the
overlay technique. The task area was allocated 18432 words
cf memory for application programs (Mission Planning,
Mission Eriefing and Database Utilities) and their
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associated data. The segmented program blocks were 919
words in length and were transferred at a rate of 30000
bits/sec/chacnel from peripheral storage.
The pcint of contention was the optimun amount of memory
to procure. Reference (38) contained a recommended approach
for deteriring the optimum memory size for a particular
system. The heart of this scheme was the production of a
parachor curve that graphs total available memory against
the number of page faults that cccured under varying iremory
sizes. Ihe resulting graph showed that as memory size was
increased the number of page faults decreased to a threshold
point, after which an increase in available memory produced
no dramatic decrease in page faults.
Due to the lack of available data, the preparatioc of a
siailar curve for the various application programs used in
TERPES was not possible. The importance of such an analysis
cannot be o verstressed for its results should produce a
suitable memory size.
The page size utilized in Reference (3Q) was 4K tytes.
The block size transferred between the CP-808 and its
peripheral storage was set at 919 words. The total address
space available for application programs was 20K allowing a
total load of 21 segements. Extracted samples of page










The important aspect of the above analysis was to
demonstrate the importance of analyzing the software
structure, in order to procure the correct amount cf core
memory. As the complexity of software increases to meet the
future requirements of TERPES, overlay time may dramatically
reduce available processing time if insufficient aemory
space were procured. The desire here must be tc eDhance
throughput tc permit a more complex software structure.
In conclusion, it was determined that a memory size that
exceeded 32K was a requirement. The construction of a
parachor type curve was a recommended technique that should
be used tc enhance the possibility of purchasing the optimum
memory size. It was ascertained that this expanded iremory
should te incorporated into the procurement of a new
machine. Expanding the memory of the CP-808 was not
considered tc be a feasible option. The major limitations
were the excessive cost and space required for the ECMU.
Space allocation in the system vans was considered a
critical pcint and a factor that, eliminates the introduction
of the ECMU. It was further determined that an expansion to
the full 262K was not economically feasible. An expansion to
64F or 96K was a better alternative but with such an




B. SPEBES UKIVAC AN/UYK-20 (V)
The Sperry Univac AN/UYK-20 (V) had definite advantages
and disadvantages as an aternative for TERFES.
1 • Advantages
Ihe federal Government signed a contract with Sperry
Univac fcr the nanufacture of AN/OYK-20 (V) ' s. Because of
this contract, the AN/UYK-20 (V) will have wide spread usage
throughout the Navy and Marine Corps with the associated
stccking cf parts to support the computers. The design
objectives cf the AN/UYK-20 (V) were aimed at military usage
and included the usage in tactical data systems. The
support of CMS-2 could he a distinct advantage or
disadvantage if the military community, as a whole, selects
CMS-2 as its standard language to suppcrt all tactical
ccuputer applications. Due to the Navy's present
ccmnittment to CMS-2 as its tactical computer language, the
availability cf a CMS-2 compiler fcr the AN/UYK-20 (V) must
be viewed as a favorable system option. The low relative
MTEF of the AN/UIK-20(V) was questionable. Taking into
cons ideraticn the possible bias of the sources cf system
MTEF, the ccst of the AN/UYK-20 (V) was not unreasonable and
shculd net be the sole reason for disqualification.
2- Eisacyantaces
The number of reasons for eliminating the
AN/UYK-2C(V) from TEBPES consideration presently outweigh
the reasens for selecting it. Since the AN/UYK-20 (V) was a
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completely new design with no established computer for
solving known problem areas, the AN/UYK-20 (V) will probably
experience all the common problems, typical of a completely
new systea and design. Such problems include:
(1) limited software support
(2) developement of software in house
(3) hardware and software bugs
(4) limited user feedback due to the small number of
operating applications
(5) not upward compatible with any other computer
\6) limited expansion capability due to the maximum of 65k
of cere nernory
Ir particular, if TEHPES was utilizing the
AN/GYK-2G (V) and CMS-2 was the supporting language, the
compilation would have to be done with another ccnputer
because CflS-2 requires four tape drives for compilation and
TEEFES will use two tape drives.
Another aspect is the renegotiation of the
AN/0YK-2C (V) contract in July 1976. The new cost to the
Navy of the AN/UYK-20 (V) could be drastically changed.
CTHEfi MILITARIZED PROCESSORS
The lain advantage that ROLM militarized computers had
over the Sperry Univac militarized computers was that the
design of the ROLM computers were structured arcucd an
existing, established, fully operational computer (the Data
General computers) . Therefore, the ROia computers had an
established software base, interfacing capability,
established operating system, and parts support. Because of
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these factors, the ROLM computers were upward compatible, in
both hardware and software, which was a big advantage in the
area cf expansion for future needs. In addition to these
advantages the cere memory in the ROLM computers was
expandable far beyound the limitations of the 65K in the
Sperry Univac AN/UYK-20 (V)
.
Recently there were ether computer manufacturers
entering the militarized field. Because of this, the
competition in the militarized field will brcaden, bringing
lewer prices, new technology, and increased capability. In
particular, the EEC Corporation was in the process of
militarizing the PEP-11.
If the operating environment of TERPES required a
militarized computer, the ROLM Model 1664 wculd be the test
chcice. Disregarding the unpublished MTEE for the ROLM
Model 1664, it was the most powerful, cost less than the
ECIM Mcdel 1602, and was expandable for future
consideration.
Behind all these considerations was the Computer family
Architecture, CFA, idea. This development should be
followed clcsely in the future, to determine if the outcome
cf the CF^ investigation will have a major impact en the
system used in support of TERPES.
E. CCMMEECI^L PROCESSORS
The cpticn of using a commercial processor along with
all commercial equipment to support TERPES was the most
attractive of all the options. This r eccmmendation was
based on the operating environment of TERPES, as it did not
dictate the use of militarized equipment. Tnerefore,
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numerous attractive aternatives in the realm of commercial
eguipment became available.
The aost attractive aspect cf commercial processors was
the cost. Figure 1 showed that the best alternative, based
en price and MTEF, was the Data General Model 1210.
Although the Data General Model 1210 was considered
inadeguate to meet the entire needs of TERPES, based en the
scope of its processing ability, the next best computer was
considered to be the Data General Model 830 which did meet
the requirements of TERPES. However, the commercial
computers discussed in this paper, represented only a small
portion cf the commercial minicomputer market.
With a large field of cemmercial alternatives tc choose
from, advantages such as extensive software, solid parts
support, upward compatability, field-proven hardware and
software, and competitive bidding became important points in
support cf cemmercial computers.
The aspect cf lower cost, relative to militarized
processors, allowed the possibility to invest in a mere
powerful processor and thus giving expansion capabilities.
The hardware configuration that supported TEHEES was a
mixed system which consisted of militarized and cemmercial
equipment. In particular, it utilized a commercial disk
unit. Since the disk unit was considered the most critical
piece cf equipment in a total militarized systen, the
existance of the cemmercial disk unit in the TERPES system




The disadvantage of commercial equipment was in the
possible difficulties in obtaining approval for acquisition.
This should not be a deterrent as there are specific
procedures fcr purchasing commercial equipment which may not
be as easy as purchasing eguipment under existing Federal





The inplementaticn of TERPES will in fact enhance the
capabilities of post-missicn tape analysis. The planned
changes will provide the operational user community with a
tccl with which to update and correct flight path data while
providing a mechanism for selectively processing mission
tapes.
Although the above points were considered to be
essential requirements within the framework of TERPES, there
still exists a need for a mere sophisticated system to
provide timely information to the operational commander. The
analysis cycle should be carried en in a real-time
environment. The areas that will require extensive tine and
effort were determined to be mission planning and a
cata-link capability for TERPES.
HISSICN £IANNING
Within the structure of mission planning, there exists a
reguirement to ensure that the characteristics of a mission
profile, the mode of aircraft employment, and aircraft force
levels re readily available for briefing aircrews. In the
area of nissicn planning, TERPES was structured to permit
gueries of the Naval Intelligence Processing System
Electronic Crder of Battle to provide mission threat
analysis and jammer requirements to counter specified
threats. TESPES-provided-data coupled with strike routes




Given the basic capabilities of TERPES the development
team will be required to develop a dynamic system. The
system must net only provide a static evaluation of a
mission profile, it must also have the capability to adapt
to a changing ES environment. The changes that must be
addressed are threat emitter deployment/mobility,
technological advancements, emitter employment and the
impact of reduced equipment performance.
In the final analysis, the strength of any mission
planning package lies in its ability tc perform the
following
:
define enemy radiation doctrine
provide accurate and timely emitter location
information
project aircraft availability and weapons loading
assinilete returned reconnaissance data
provide strike aircraft flight characteristics
project aircraft vulnerability
propose aircraft standoff distances
propose aircraft routes of flight
provide enroute aircraft coordination




The strength of any tactical system is the ability to









current lEEfES requirements do not outline any real-time
analysis cf data as provided by an on-staticn aircraft. The
ability tc perform such an analysis can never be
overstressed . The information that is provided in this
manner can assist in upcoming mission plans while providing
new and possible unusual information that may signal a
change in enemy radiation doctrine. When this data is linked
tc a mission planning package, outgoing aircrews can receive
information that cannot only contribute tc mission success
but can prevent the less of aircraft and lives.
The timeliness of this information might be realized by
utilizing an cnboard digital computer that was designed to :
(1) provide surveillance over a broad range of frequencies
in a dense environment; (2) initial identification and
evaluaticc cf signals of interest; (3) filter and maintain
parameters of interest; (4) associate directicn of arrival
data with the received emitter signal; (5) provide a means
of structuring received/filtered data for transmission tc a
remote site fcr further analysis. [44]
Frazer (fief. 44) proposed a system that linked a series
of Instantaneous Frequency Measurement receivers to a
special purpose digital computer. The outputs from the IFM's
would be filtered and structured into transmission-oriented
data sets by the digital computer and data-linked tc ancther
computer fcr detailed classification, analysis, site
plotting, threat evaluation and final integration intc the
mission planning database. As propsed the IFM's would pass
emitter data tc the digital computer through a common memory
storage area.
The Applied Technology Corporation of Sunnyvale, Calif,
prcduced a small high speed special purpose computer that
appeared to fit the needs of an onboard processor. The
cemputer designation was the Applied Technology Airborne
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Computer (ATiiC) and it possessed the following operational
characteristics:
KCED SIZE 16 bits
CYCLE TIME 437 nanoseconds
(register to register)
LATA TBANSJEB collect/transfer data to
seperate devices
simultaneously at a rate of
1000K words/sec.
HEMOBY memory pages (U096 words)
operate independently and
asynchronously to allow
mixing of core memory, read
only memories (ROM) , and
random access memories (BAM)
l&SIC QUIT two direct memory access
channels, 8K wcrds of memory,
and a program timer.
REIGHT 3 pounds
EIMENSICNS 6in- by 8in- by 2.5in
KILITAEY SPECIFICATIONS meets MIL-E-5UG0 for temp.
o o
range -55 C to +70 C as




Eesides the adaptation to the EW environment, software
exists to perform the special applications required. The
software support package was designated as the ATAC
Programming Support System. There also existed a set of
microprogrammed instructions that assisted in the




The above proposal provided a means fcr developing a
real-time system that would produce the information the
operational commander required. Although the actual
development and implementation cf a real-time systeir was
considered tc he a rather costly venture, the flexibility it
wculd provide the EW community was immeasurable. One
approach to the funding problem would be to extract from an
ongoing prcject the technology and hardware that was
developed tc meet its goals. Investigation revealed the
existence cf just such a project, the LAMES DPU prcject.
The goals cf this project were to develcp a system that
extended the electronic sensors of the fleet. The prcpcsed
sensor platform was a LAMPS helicopter equipped «ith a
special jurpcse EW filtering computer and a data-link device
to relay the information received to a larger conputer
abcard ship fcr further analysis.
Further discussion of this project was net considered to
be within the sccpe of this thesis. The point to be made was
that a real-time application of TEBPES may in fact be quite
feasible. Ike feasibility of this application lies in the
ability cf the TE3PES steering committee to extract
necessary technology from ongoing projects, rather than tc
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1 • Mcde 1 J6_C2 Specifications
The Model 1.602 (AN/UYK-1 9 (V) ) was a 16 bit general
purpose "ni 1 itarized" computer. The microprocessor executed
32 hit micic instructions at a 5 MHZ rate. Twenty five full
length registers were available at the microprogram level.
One-eighth cf the microprogram capacity of 4K words was
utilized in iir plementing the Model 1602 instruction set.
The Model 16C2 utilized conductive cooling to the case, thus
eliminating internal fans or coolants, resulting in a sealed
structure for strength and EMI (electromagnetic
interference) protection. Hardware multiply/divide, double
wcid instructions, hardware stack instructions, n-bit
shifting capability, and a file search were standard. The
cpu chassis had rocm for 8K of 1 microsecond core memory.
Meicry expansion provided for additional memory, in 8K word
increments, tc a maximum of 256K. Instruction classes that
were standard en the Model 1602 included:
* signed/unsigned, multiply/divide
* file search and compare
* dcutle word memory reference instructions
* additional arithmetic and logical operations
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* stack oriented instructions with hardware pointers
* single/double accumulators, n-bit shifts
Cpticnal features included:
* Pleating point firmware, providing single
precision (24 bit +sign and 7 bit exponent) floating point
instructions
.
* Sen icenductor ram (random access memory) which
offers 450 nsec read cycle time memory utilizing a static
emes chip.
* Dual port memory allowing memory in any external
memory chassis to he shared by two processors.
* Peripherals include magnetic disk, magnetic tapes,
paper tape reader/punch, card readers, line printers,
analogue/digital I/O, and NTDS eguipment.
The Model 1602 was available in three versions of
the ATE- (air transportable rack) chassis , two of which
contained SK of core memory with the chassis. The third
configuration for systems with more than 32K words of core
memory, contained no core memory within the chassis. In all
versions additional cere memory increments can be attached
to the chassis. Each computer chassis contained a power
supply, the control processing unit (9 circuit modules), and
additional slots for core memory and I/O or memory modules.
Cere memory increments of 8K words were packaged en four
circuit modules which plugged into a computer chassis or one
of three memory chassis. The Model 1602 control panel was
available in two versions. One is designed to attach to the
computer or memory chassis becoming an integral part of the
system. The other was designed to connect by cable to the
computer. Ecth had the standard ATR cross section, self
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contained fewer supply, and LZC display.
The Mcdel 1602 met military standards MIL-E-164Q0G
class I fcr shipfceard use and MIL-E-5400 for aircraft use.
The inspection pro The inspection program en the Model 1602
met MII-I-452C8A class I and the quality assurance
procedures met with guidelines of MIL-Q-9858A . [16]
2- He del J6_64 Specifications
The Mcdel 1664 had a hardware floating point
processor, a microprogrammed general purpose processor, and
a direct memory access processor with an executive mode
permitting complete memory access and I/O protection.
The Kcdel 1664 used a bit addressing organization
that was net United by conventional wcrd boundaries.
Addressing may be ty bit, byte, word, field, bloc*, cr byte
string and list. There are 17 registers of various lengths
that are directly available to the programmer. The Model
1664 offered a choice of six addressing modes which
consisted of direct, indirect, relative, indexed, base, and
autc index. Cp to 128K bytes of core memory could have teen
addressed directly ty means of the extended memory reference
instructions and any point in memory may be addressed ty any
other poirt in memory.
Conductive cooling was employed in the Model 1664
with an additional wrap around chassis mounted heat
exchanger which drew air past cooling fins attached to the
outside of the chassis.
The floating point processor performed a wide range
of floating point arithmetic operations, as well as
converting data tetween integer and floating point fcrmat.
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The variable precision feature of the processor gave the
computer the ability to handle the internal handling of
information as well as efficient use of memory space and
execution speed.
Ihe direct memory access processor performed direct
tfcc way data transfer between memory and any peripheral
device at byte rates of up to 2M bytes per second. Ihis
processor operated independently of the other two
processors.
The multi-accumulator hardware floating point
processor was internal to the Model 1664. The standard
arithmetic instructions (add, subtract, multiply, divide,
fixed and floating point) had been enhanced by the addition
of sguare root, inverse integer, comparison, set status, and
test functions. Three degrees of precision were offered in
the Model 1664, 32 bit single precision, 43 bit extended
precision, ard 64 bit double precision.
Ihe ficdel 1664's executive mode provided hardware
protection retween user programs ard between user and
executive systems in a multiprogrammed environment.
Total memory addressability was 512K bytes ir the
Model 1664 with main memory available in 16K byte
increments. Up to 64K bytes of 1 microsecond core memory
could haue been installed in a memory chassis attached to
the processor. Multiport access to external memory
permitted the Model 1664 to operate in a multiprocessor mode
with each processor sharing common external memory.
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As irany as 61 I/O devices were interfaced to the
Mcdel 1664. Ihe Model 1664, like the Model 1602, utilized
the I/O bus organization to transfer data between the
computer and peripheral devices at rates up to 2M bytes per
second. [ S , 15 ]
B. LATA GENERAL CORPORATION
1 * Mcdel 83 C Specifications
The ficdel 830 was a non-militarized medium scale
computer *ith high density core memory, dual operations, and
flexible I/O.
The Kcdel 630 operated with a memcry management and
prctecticr urit allowing memory expansion to 256K bytes,
priviledged instructions, protection for I/O devices, and
both read end write protection for main memory. Dual
operation allcws any two major systems programs tc run
concurrently, each with full protected access tc systems
resources. Per example, 32 terminals can time share in
EASIC, while a batch stream runs.
Ihe central processor was organized around four 16
bit accunulatcrs of which two could have teen used as index
registers. Ihe multi-accumulator architecture reduced the
number of instructions necessary to execute a program. Full
memory cycle time was 1000 nanoseconds, executing arithmetic
and logical instructins in one cycle.
Ihe Kcdel 830 used 16 bit, single word,
multifunction instructions. For example, arithmetic and
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lcgical instructions, in addition to their eight basic
functions, ncdified an operand, shifted the result, and/or
tested the result. Altogether a total of 256 variations
cculd have been performed on each arithmetic and lcgical
instruction. Memory reference instructions moved data
between memory and accumulators, and modified program flew.
I/O instructions transfer data between accumulators and
peripherals, and control those peripherals.
Eajci subassemblies were packaged on a single
printed circuit board. A single etched back panel mace all
interboard cennections. The Model 830 contained two central
processor beards, and either contained or was wired for a
memory management and protection unit. There were seventeen
subassembly slots. The expansion chassis, which was mcunted
below the cc&puter, had slots for seven I/O boards. The
Model 83C was rack mcuntable. [23]
2 • Med el J 2_1 Specifications
The central processor of the Model 121C was
organized arcund four 16 bit accumulators. The computer had
a full nencry cycle time of 1.2 microseconds and executed
arithmetic arc logical instructions in slightly mere than
cne cycle, 1.35 microseconds. Major subassemblies are
packaged on a single printed circuit board. A single etched
back panel, with an integral power supply, makes all
interboard cennections. Plug-in connectors are provided for
ccmmcnly specified peripherals. The Model 1210 contained
cne central prccessor board, cne memory beard, and space for
additional iremory boards and I/O subassembly boards. The




In general, the Model 1210 was a scaled down version
of the Model 630 resulting in less capacity for expansion.
[22]
C. SPERB1 DKIVAC CORPOBATION
1 • P/^K 7 2 C (V) S£ecif icat ions
Ihe 2N/UYK-20 (V) manufactured by Sperry Onivac was a
"ttilitarized"
,
general purpose 16 bit digital computer. It
was physically and functionally nodular in ccnstructioi and
expandable in nature. The system contained integral tlcwers
and power sup-fly, countable on a 19 inch rack with Flug in
options. lla entire system would pass through a 25 inch
opening .
The central processor was a microprogrammed
controller using two's complement arithmetic, 8 or 16 cr 32
tit operands and 16 bit general purpose registers. The
central processor used either 16 or 32 bit instructions, had
direct addressing to 65K words and indexed via general
registers. Ihe central processor contained a power fault
enatlinc autcnsatic restart.
Hain storage was expandable from 8K to 65K words in
8K increiterts. The read/restcre cycle time was 750
nanoseconds
.
Ike central processor had a MATH EAC option which
included floating point, square root, trigonometric and





Ceding was by circulation
internal tickers.
ambient air by
Ihree general purpose fully supported software
packages were available. The "level 1" system functions
available under operator control from an cn-line keyboard
consisted cf the following major components: core resident
routines, library subroutines, loader subsystems, utility
subsystems, system tape generators, and a basic assetcbler.
The system operated with a miminum of 16K words of memcry, a
key board, and a papertape reader/punch. The "level 2"
system was a acre comprehensive support system than level 1.
The majcr considerations in "level 2" was a CMS-2M co&piler
which required a minimum of four magnetic tape units for
CES-2M coup ilaticns . The third level was a standard real
time executive for real time systems. [10,26]
Ihe individual specifications en






AEEE Automatic Data Processing Equipment
A1AC Applied Technology Airborne Computer
AIR Air Transportable Rack
EPI Eits Per Inch
CEA Computer Family Architecture
CMS-2 Ccmpiler monitoring system-II
ECM Electronic Counterraeasures
ECEO Extended Cere Memory Unit
EMI Electromagnetic Interference
ECE Electronic Order of Battle
EPL Electronic Parameter List
EW Electronic Warfare
LAMPS DPG . light Airborne Multi-purpose System Data
Erccessing Onit
LEE light Emitting Device
M1EF Cean Time Between Failure
HUB tean Time To Repair
MAGIS Karine Air Ground Intelligence System
NIES fcaval Intelligence Processing System
NIES Kaval Tactical Data System
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